What is claimed is:

1. A method comprising:

  receiving a boot block into a secondary location;

  pointing an execution address to the secondary location, wherein the execution address is the address from which a processor executes instructions when a system is turned on;

  copying the boot block from the secondary location to a primary location; and

  pointing the execution address to the primary location.

2. The method of claim 1, pointing an execution address to the secondary location further comprising:

  inverting an address bit of the execution address.

3. The method of claim 2, inverting an address bit of the execution address further comprising inverting address bit sixteen of the execution address.

4. The method of claim 1, further comprising:

  confirming that the copying of the boot block is complete prior to pointing the execution address to the primary location.

5. The method of claim 1, pointing the execution address to the primary location further comprising de-inverting the address bit of the execution address.

1   6.   A system comprising:

2   a processor;

3   a flash memory comprising a primary location and a secondary

4   location; and

5   a boot block executed from the primary location, wherein the boot

6   block further:

7   receives a second boot block into the secondary location;

8   points an execution address to the secondary location;

9   copies the second boot block to the primary location; and

10   points the execution address to the primary location.

1   7.   The system of claim 6, further comprising:

2   an address conversion mechanism for moving the execution

3   address.

1   8.   The system of claim 6, further comprising:

2   a non-volatile storage for storing the second boot block.

1   9.   The system of claim 6, further comprising:

2   a network interface card for connecting a system to a network and

3   for downloading the second boot block to the system.

1   10.   The system of claim 6, further comprising:

2   a backup battery for maintaining the state of an address bit

3 following a power cycle.

1   11.   The system of claim 10, further comprising:

2   a jumper for adjusting the address bit if the backup battery fails.

1   12.   An article comprising a medium storing instructions for enabling a

2 processor-based system to:

3   receive a new boot block into a secondary location;

4   point an execution address to the secondary location, wherein the

5 execution address is the address from which a processor executes instructions

6 when the processor-based system is turned on;

7   copy the new boot block from the secondary location to a primary

8 location; and

9   point the execution address to the first location.

1   13.   The article of claim 12, further storing instructions for enabling a

2 processor-based system to:

3   invert an address bit of the execution address.

1   14.   The article of claim 13, further storing instructions for enabling the

2 processor-based system:

3   invert address bit sixteen of the execution address.

1   15.   The article of claim 12, further storing instructions for enabling a
2   processor-based system to:
3   confirm that the copying of the new boot block is complete prior to
4   pointing the execution address to the primary location.

1   16.   The article of claim 12, further storing instructions for enabling a
2   processor-based system to:
3   de-invert the address bit of the execution address.

1   17.   A method comprising:
2   copying a boot block from a primary location to a secondary
3   location;
4   pointing an execution address to the secondary location,
5   wherein the execution address is the address from which a processor
6   executes instructions when a system is turned on;
7   copying a new boot block to the primary location; and
8   pointing the execution address to the primary location.

1   18.   The method of claim 17, pointing an execution address to the
2   secondary location further comprising inverting an address bit of the
3   execution address.

1   19.   The method of claim 17, further comprising:
2   confirming that the copying of the boot block is complete prior
3   to pointing the execution address to the primary location.

1   20.   A system comprising:

2   a processor;

3   a flash memory comprising a primary location and a secondary

4 location; and

5   a boot block executed from the primary location, wherein the

6 boot further:

7   is copied to the secondary location;

8   points an execution address to the secondary location;

9   copies a new boot block to the primary location; and

10   points the execution address to the primary location.

1   21.   The system of claim 20, further comprising:

2   an address conversion mechanism for moving the execution

3 address.

1   22.   The system of claim 21, further comprising:

2   backup battery for maintaining the state of an address bit

3 following a power cycle.

1   23.   The system of claim 20, further comprising:

2   a jumper for adjusting the address bit if the backup battery

3 fails.

1   24.   An article comprising a medium storing instructions for enabling

2 a processor-based system to:

3   copy a boot block from a primary location to a secondary

4 location;

5   point an execution address to the secondary location, wherein

6 the execution address is the address from which a processor executes

7 instructions when a system is turned on;

8   copy a new boot block to the primary location; and

9   point the execution address to the primary location.

1   25.   The article of claim 24, further storing instructions for enabling

2 a processor-based system to:

3   confirm that the copying of the boot block is complete prior to

4 pointing the execution address to the primary location.

1   26.   A method comprising:

2   receiving an upgrade program into a secondary location;

3   executing instructions from the secondary location by a

4 processor;

5   copying the upgrade program from the secondary location to a

6 primary location; and

7   executing instructions from the primary location.

1   27.   The method of claim 26, further comprising:

2   modifying a logic component such that an execution address is

3 pointed to the secondary location.

1   28.   The method of claim 26, further comprising:

2   modifying an address bit such that an execution address is pointed

3 to the secondary location.